



SEGA OF AMERICA, INC.
Consumer Products Division

Rex Sabio
242

32X H/W Information

Doc. #-MAR-25-R5/R6-060694

© 1994 SEGA. All Rights Reserved.

CONFIDENTIAL

PROPERTY OF SEGA

32X H/W Information (1)


General Target Items

April 28, 1994

1. SDRAM (8 burst read/single write)
 - Read 12 Clock/8word
 - Write 2 Clock/1word
2. 32X Mode, cartridge, access, wait count (R/W common)
 - SH2 6 wait (min.) ~ 15 wait (max.)
 - 68K 0 wait (min.) ~ 5 wait (max.)
3. 68K system register, access, wait count (R/W common)
 - 0 wait
4. 68K VDP access, wait count
 - Frame buffer (Read) 2 wait (min.) ~ 4 wait (max.)
 - Frame buffer (Write) 0 wait
 - Register (Read) 2 wait
 - Register (Write) 0 wait
 - Palette (Read) 2 wait (min.) ~ 64 μ sec
 - Palette (Write) 3 wait (min.) ~ 64 μ sec

Note: The wait count is a conversion of each CPU operation clock.
A wait count at 64 μ sec means that a wait of 1 line on the display screen is required.

5. When 320 dots of pixel data cannot be reserved within the frame buffer, caution must be used because the image data is displayed. (Line table is drawn)



6. 0 byte cannot be written to the frame buffer but 1 ~ FF can. 0 word write is possible.

32X H/W Information (2)

Target Ver. 1.0 Items (and differences with Ver. 2.0)

April 28, 1994

1. Target Dip Switches

Saturn Board (171-6797)

	default		default		default
* 1-1 JAP/EXT	ON	2-1 SH2M-MD0	OFF	3-1 SH2S-MD0	OFF
1-2 NTSC/PAL	OFF	2-2 SH2M-MD1	ON	3-2 SH2S-MD1	ON
* 1-3 N.C.	OFF	* 2-3 SH2M-MD2	OFF	* 3-3 SH2S-MD2	OFF
* 1-4 N.C.	OFF	* 2-4 SH2M-MD3	OFF	* 3-4 SH2S-MD3	OFF
		* 2-5 SH2M-MD4	ON	* 3-5 SH2S-MD4	ON
		* 2-6 SH2M-MD5	ON	* 3-6 SH2S-MD5	OFF
		* 2-7 N.C.	OFF	* 3-7 N.C.	OFF
		* 2-8 N.C.	OFF	* 3-8 N.C.	OFF

VDP I/F Board (171-6815)

	default
* 1-1 ROM15	ON
* 1-2 ROM14	ON
* 1-3 ROM13	ON
* 1-4 G/A	ON
* 1-5 N.C.	OFF
* 1-6 N.C.	OFF
* 1-7 N.C.	OFF
* 1-8 N.C.	OFF

VDP Board (171-6816)

	NTSC (default)/PAL
JP1	ON OFF
* JP2	ON ON
* JP3	ON ON


Clock Board (171-6828)

	CPU(default)/PAL
JP1	OFF OFF
JP2	ON ON
JP3	ON OFF
* JP4	OFF OFF
JP5	OFF ON


* Change not allowed

- When EVA board master is used, set main board DSW2-1 to ON and DSW2-2 to OFF.
 - When EVA board slave is used, set main board DSW3-1 to ON and DSW3-2 to OFF.
- (May 16, 1994 addition)

Main Board (171-6797)



VDP I/F Board (171-6815)



2. 32X I/F Implementation Time

SH-2 Access Destination	Target Ver. 1.0	Target Ver. 2.0
Boot ROM (RO)	3 Clock	3 Clock
System Register (R/W)	3 Clock	3 Clock
VDP Register (R/W)	8 Clock (min.)	7 Clock (min.)
Palette (R/W)	8 Clock (min.)	7 Clock (min.)
Frame Buffer (Read)	9 Clock (min.)	7 Clock (min.)
Frame Buffer (1st Write)	3 Clock (min.)	3 Clock (min.)
Frame Buffer (2nd Write)	3 Clock (min.)	3 Clock (min.)
Frame Buffer (3rd Write)	3 Clock (min.)	3 Clock (min.)
Frame Buffer (4th Write)	7 Clock (min.)	3 Clock (min.)
Frame Buffer (5th Write)	7 Clock (min.)	5 Clock (min.)
Frame Buffer (6th Write)	7 Clock (min.)	5 Clock (min.)
Frame Buffer (nth Write)	7 Clock (min.)	5 Clock (min.)

68000 Access Destination		
System Register (R/W)	4 Clock	4 Clock

Note: Write access to the SH-2 Frame Buffer assumes a continuous access with no Idle Cycle. When the Idle Cycle is entered between accessing, the next access time is shortened only by the number entered by the Idle Cycle (however, no shorter than a 3 Clock minimum cycle).

- The boot ROM used for Ver. 1.0 SH-2 can use SDRAM with 4 Mbits. Vers. 2.0 and after use a 4-Mbit SDRAM, but because the SH-2 setting is regarded as 2-Mbit, the setting with ICE should be changed to 4 Mbits. At volume production, 2-Mbit SDRAMs are used. While implementing a 4 Mbit setting during development, please delete the setting program.
- Displays dot distortion with MD
Left 2/3 dot for Ver. 1.0. 1/2 dot left or right for Ver. 2.0.
Between 1/2 dot left to 1/2 dot right for mass production goods (undefined by MD version).
- Difference of brightness with MD
Ver. 1.0 brightness is a slightly different; Ver. 2.0 brightness is identical.
In Ver1.x, the contour could be unstable due to color variation in the draw data border area.
- Ver. 1.0 cannot read the PWM register; Ver 2.0 can.

May 9, 1994

- Ver. 1.0 cannot use the CD-ROM I/F; Ver 2.0 can.
Measures against Ver. 1.x could be taken and released as Ver 1.x CD, but only in special cases. However, these measures are normally not applied.
- In Ver 1.x, anything other than "JAPAN" is not allowed. (Set DIP SW 171-6797 1-1 to ON.) CDI/F Boot ROM for the US becomes Boot ROM for Japan use.
(Ver 1.x only) (May 31, 1994)


May 24, 1994

9. The following countermeasures should be performed in response to PAL.


• For Target Ver. 1.0

(1) Dip switch changes of the main board
DIPSW1-2 is on


(2) Crystal exchange of the main board



(3) Crystal exchange of the I/F board




(4) Change in VDP board jumper switch



• For Target Ver. 1.1

(1) (2) are the same as in Target Ver. 1.0.
(3) Crystal exchange of the I/F board



(4) Change in VDP board Dip switch
DIPSW1-1 is on

* Board combinations

Ver. 1.0 Main Board (171-6797B), I/F Board (171-6815A), VDP Board (171-6816A)

Ver. 1.1 Main Board (171-6797B), I/F Board (171-6815B), VDP Board (171-6816B)



10. DMA (using FIFO) restrictions from 68000 to SH2.
Limit the amount of data sent per transfer in Ver. 1.x to under 100h words.
Due to the characteristics of the ALTERA chip, countermeasures per Ver. 1.x are not possible.

This restriction does not apply to Ver. 2.0.


Rex Sabio
242

32X H/W Information (3)

Items Related to ICE and Peripherals Development Devices

May 9, 1994

1. ICE CPU mode setting
 - E7000 Set to 0E if using master per command MD:C; set to 2E if using slave.
 - EVA board Set short pin 16 to ON if using mster; set to OFF if using slave.
2. SH2 socket Master/Slave position




May 27, 1994

3. Precautions when using a 32 Mbit SRAM board.
 - The 32 Mbit SRAM W/BUP board mis-reads data on the SH2 RAM board when both 68000 and SH2 are running.
 - The modifications on the next page are required for 32X development.
 - There are no problems when running 68000 and SH2 independently.
 - There is no need for modifying MD development.




• Modification Method of the 32 Mbit SRAM W/BUP Board



(Revised June 6, 1994)

• **Modification Method of the 16 Mbit SRAM W/BUP Board**



Work Procedure

1. Lift pin 1 of U31 and U32.
2. Lift pins 13, 14, and 15 of U33.
3. Add jumper between pin 16 of U30 and pins 13 and 14 of U33.
4. Connect pin 15 of U33 to GND (pin 8).
5. Add jumper between pin 9 of U33 and pin 1 of each U31 and U32.

• **After Modification**

